CLAIMS

Having thus described our invention in detail, what we claim is new and desire to secure by the Letters Patent is:

ShAS

1. A DRAM cell array which comprises:

2

5

a plurality of memory cells which are arranged in rows and columns, each memory cell including a deep trench region having a vertical MOSFET and an underlying capacitor formed therein that are in electrical contact to each other through a buried-strap outdiffusion region which is present within a portion of a wall of each deep trench; and, each memory cell having a deep trench conductor forming an electrode of said underlying capacitor and an oxide collar formed in a portion of the deep trench;

collar oxide region formed on a remaining wall portion of the structure not containing said buried-strap outdiffusion region for electrically isolating a body contact from said underlying capacitor; and

15

trench top oxide (TTO) layer formed on a horizontal surface of the structure for isolating a deep trench conductor forming an electrode of said underlying capacitor and said buried strap from a gate conductor region;

17 18

19

20

16

underlying nitride layer formed between a top of said deep trench conductor and said buried strap region and underlying said formed TTO layer to eliminate possibility of TTO dielectric breakdown between said gate conductor and said capacitor electrode.

1 2

3

2. The DRAM cell array of Claim 1, wherein said TTO is formed on sidewalls and said horizontal surface, said memory cell being subject to a TTO oxide sidewall etch for removing said deposited TTO from said sidewall, wherein said underlying nitride layer is

4	additionally formed to line said sidewall regions to protect said collar oxide and prevent
5	strap from being etched during said TTO oxide sidewall etch process.
· C	
	3. The DRAM cell array of Claim 1, further including sacrificial oxide layer formed
$1/\sqrt{2}$	underneath said nitride layer formed to further eliminate possibility of TTO dielectric
1/3	breakdown between the gate conductor and said deep trench conductor.
(,0,1,	
1	4. The DRAM cell array of Claim 1, wherein said nitride liner is deposited to a thickness
2	ranging from 1.0 nm – 10.0 nm.
1	5. The DRAM cell array of Claim 1, wherein said vertical MOSFETs include gate
<u>_</u> 2	dielectrics formed on inner surfaces of said walls of said memory cell.
io Li	
[<u>1</u> 1	6. A method of forming a DRAM cell array comprising the steps of:
2 .	7 \
	(a) forming a plurality of deep trenches in an array portion of a Si-containing substrate
. 4 / W. \	having at least a hard mask formed thereon, said plurality of deep trenches being
5 1 ± 6 1 ± 7 1 ± 8	arranged in rows and columns and including at least collar oxide regions formed on walls
i ≟6	thereof and a recessed deep trench conductor formed between said collar oxide regions
7	and defining a capacitor electrode for a DRAM cell;
i=8	
9	(b) forming a buried-strap outdiffusion region within a portion of said wall such that said
10	portion partially encircles said wall;
11	
12	(c) forming a nitride liner layer above a horizontal surface of said deep trench conductor
13	and enclosing exposed sidewall and collar oxide regions;
14	
15	(d) depositing top trench oxide (TTO) layer above said formed nitride liner layer:

17	(e) performing TTO sidewall etch to remove TTO oxide which has been deposited on the
18	vertical sidewalls and collar oxide, said nitride liner acting to protect said collar oxide
19	layer from being etched;
20	
2150	(f) performing nitride liner etch to remove the portion of the TTO nitride liner which is
22 '.	exposed after TTO oxide removal;
23	
24	(g) forming a vertical MOSFET by growing a gate dielectric on exposed walls of said
25	deep trenches and forming a gate conductor above said TTO oxide layer within the walls
26	of the deep trenches lined with said gate dielectric, wherein said formed TTO layer
27	having underlying nitride liner eliminates possibility of TTO dielectric breakdown
28	between said gate conductor and said capacitor electrode of a DRAM cell.
<u>.</u>	The stocked of a Bigain cent.
u Lil	7. The method of Claim 6, wherein prior to said step (c), the step of depositing sacrificial
28 10 10 10 10 10 10 10 10 10 10 10 10 10	oxide layer above a horizontal surface of said deep trench conductor and surrounding
_3	exposed sidewall and collar oxide regions.
1 	8. The method of Claim 6, wherein said nitride etch of step f) is selective to oxide and
	silicon.
<u>.</u> 1	
[±] 1	9. The method of Claim 7, wherein said nitride etch of step f) is selective to said
2	sacrificial oxide when said sacrificial oxide layer is grown under the nitride liner.
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
1	10. The method of Claim 6, wherein said collar oxide regions are formed by a local
2	oxidation of silicon process.
1	11. The method of Claim 0, wherein prior to forming said collar oxide regions a
2	capacitor is formed in a bottom portion of said deep trenches.
	The state deep deficies.



- 12. The method of Claim 11, wherein said capacitor is formed by the steps of: forming a buried plate diffusion region about said deep trenches, lining walls of said deep trenches with a node dielectric and filling said deep trenches with said deep trench conductor.
- 13. The method of Claim 11, wherein said recessed deep trench conductor is formed by deposition of a deep trench conductor and etching.
- 14. The method of Claim 6, wherein said buried-strap outdiffusion region is formed by a one-sided strap process.
- 15. The method of Claim 14, wherein said one-sided strap process includes forming a divot filled collar oxide region.